



Zitlaw et al.
DDR SYNCHRONOUS FLASH MEMORY WITH VIRTUAL SEGMENT ARCHITECTURE
Atty. Docket 400.170US02























Fig. 8




Fig. 9




Fig. 10

